Abstract. In this paper a new DFT scheme is proposed suitable for testing Mixed signal differential circuits. The proposed testing-scheme is capable of detecting single catastrophic faults injected into the circuit under test. These faults can be either shorts and opens or bridgings between non contiguous nodes of the circuit. The test result is provided by a digital Fail/Pass indication signal. Exhaustive simulations have revealed the effectiveness of the proposed technique in terms of fault coverage and cost.
Introduction
The demand for testing mixed-signal integrated circuits is becoming more and more mandatory during the recent years especially as we move forward to deep submicron technologies. Testing structures are becoming very complicated mainly due to the existence of so many different reasons that can provoke degradation in the nominal circuit response.
There are only few references in the area of differential oscillator testing in the open literature. A method to test Pierce oscillators in their application environment has been presented in [1] . Recently, a DFT solution for the testing of ring oscillators has been proposed in [2] . According to this approach the circuit is modified in order to function digitally during the test mode. Moreover, in [3] , a case study on a DFT scheme for crystal oscillators is discussed. Previous works [4, 5] proved that hard or soft defects provoke a certain type of degradation in the nominal operation of differential LC tank oscillators. Such degradation is expressed as an amplitude output voltage compression in the branch where the defect arises.
In this paper, a Design for testability scheme is presented and its effectiveness is studied over a differential ring oscillator. The CUT/DFT structure generates a single Fail/Pass signal when in Test Mode which can be further processed by a standard digital process or a JTAG TAP controller. The paper is organized as follows: In section 2 the Design for Testability technique topology is presented, suitably modified for testing a "pipeline" ring oscillator structure. In section 3 the design and results issues are thoroughly presented. Finally in section 4 the conclusions are depicted.
DFT Technique
As previously mentioned, observations proved that a fault existence in the circuit provokes a certain type of degradation in the nominal operation of the LC tank voltage controlled oscillators. This degradation is expressed as a voltage amplitude compression of the differential output of the device where the fault is inserted. The aim of this work is first of all to study whether such behaviour is also met in differential delay elements which are the main component of ring voltage controlled oscillators like the one presented in figure 1 . In case that the previous hypothesis is true, the target will be to build a suitable test circuit which can serve as an embedded test vehicle for differential ring oscillators. Our study is based on a fault model that covers a wide range of realistic faults in analogue circuits and in particular consists of: i. Single faults that cover all possible shorts between the terminals of the devices that constitute the circuit under test up to 500 Ohms which is reported to cover the majority of possible circuit defects and all possible bridgings up to 500 Ohms between adjacent nodes of the circuit under test [6] . ii. Single faults that cover all potential opens of the interconnections between the critical components of the circuit under test.
Figure 2. Differential delay element
In figure 2 , a typical differential delay element used in ring voltage controlled oscillators is presented. In Figure 3 (a) the fault-free outputs (a c , b c ) of the delay element are presented in comparison to the same output waveforms in the existence of Gate Source resistive Short (GSS) in transistor M2. As it can be easily observed by the above presented figures, a fault existence provokes compression of the oscillation amplitude on at least one of the output nodes of the device under test. Such behaviour has been verified for most of the faults of the previously described fault model. The proposed DFT technique presented in this paper is taking advantage of the amplitude difference observed between the output nodes a c and b c as shown in figure 3(b) to detect possible faults.
The proposed Design for Testability solution along with the modified delay element is presented in Figure  4 . In the fault free case, presented in Figure 3(a) , the pair of branches 1N and 1P as well as 2N and 2P sink currents which are proportional to the width of the sense transistors and are further mirrored through the corresponding tailing current fmirrors. The current mirrors have been suitably adjusted so that in the fault free case the NMOS current mirrors are dominant over the PMOS ones and thus nodes S1 and S2 remain to ground. In the presence of fault in the CUT the compressed output voltage of Figure 3 (b) appears in one of the delay element's output branches. In that case, the NMOS sensing transistor driven by the compressed output remains always conductive while, in the contrary, its PMOS pair driven by the other output of the delay element performs like previously described passing form cutoff to conducting region and back. Since the PMOS sense transistor is in the cut-off region for a portion of the period, its tailing mirror fails to discharge the S i node to ground as in the fault free case.
Figure 4. Modified delay element and test circuit schematic
The circuit presented in Figure 4 can be used for the testing of a single delay element. Since the delay elements in a ring oscillator are more than one, and in order to avoid the use of large silicon area, we can exploit only one Test Circuit for the testing of the whole ring oscillator chain.
A Shift Register is used in order to enable sequentially the test mode in each delay element. In this configuration the modified delay elements described in Figure 4 are used in the ring oscillator. An n bit Shift Register, where n is equal to the number of the delay elements employed, is used in order to enable sequentially the test mode in each delay element. The complementary outputs of each stage of the Shift Register drive the TAP and TAPB inputs of a distinct delay element.
An OR gate is used in order to produce a single TEST result signal. Since each delay element is tested sequentially, it is highly possible that a fault indication signal will be lost due to the activation of the test path of the next "fault-free" delay element. In order to overcome the risk, a positive edge triggered flip-flop has been incorporated to "lock" a possible fault indication signal, providing the final Fail/Pass signal.
Design and Results
In order to demonstrate the effectiveness of the proposed DFT scheme, the topology of Figure 5 has been designed using 0.18µm CMOS technology. The ring VCO has been oriented for DSP clocking on video applications and its performance characteristics are summarized in Table I . The test circuit has been designed in parallel to the oscillator in order its addition not to affect the performance of the targeted application. Exhaustive simulations on the extracted view have been carried out using a fault injection technique. The DFT scheme has been evaluated for each fault described in section 2, under all possible corner combinations.
The fault coverage results are summarized in Table II . Among the non detectable faults we can discriminate two main categories; a) These faults that their impact in the CUT affects only the operation frequency of the ring oscillator, and thus are non-detectable since the proposed method is frequency independent and b) those faults that affect both branches of the circuit under test by lowering similarly the output oscillation amplitude. In such case NMOS sense transistors can never dominate over their PMOS opponents and the test procedure fails. One of the main advantages of the proposed test scheme is its robustness in process variations due to its complementarity of each pair of sensing transistors and their corresponding current mirrors 
Conclusions
The paper presents a cost-effective DFT solution for testing VCO based ring oscillators. The proposed solution is based on the fact that during test mode the Circuit under Test responses digitally so it can be post-processed by standard digital testers. The modification of the original ring oscillator assume the addition of a shift register in order to enable and test each one of the delay elements sequentially, and one test circuit which can discriminate the amplitude difference in the output voltages imposed due to hard faults in the CUT. Simulation results demonstrated that the proposed test strategy permits fault coverage efficiency that exceeds 93% and can be carried out by avoiding costly mixed-signal test equipment.
